module pc(
    input wire clk,
    input wire rst,
    input [31:0] din,
    output reg [31:0] q
);

always @(posedge clk) begin
    if (rst) begin
        q <= 32'b0;
    end    
    else begin
        q <= din;
    end 
end
endmodule